Sheet 1 of 2 sheet(s)							
U.S. Department of Commerce, Patent and Trademark Office					Docket I	No.	Serial No.
(PTO Form 1449 modified)					ROC920010293US1		UNKNOWN
LIST OF PATENTS AND PUBLICATIONS CITED BY APPLICANT					Applicar BERGL	nt UND ET AL.	Confirmation No.: UNKNOWN
(Use several sheets if necessary)					Filing Date		Group &
Examiner UNKNOWN						h	UNKNOW SE
U.S. Patent Documents							
*Examiner		Document Number	Issue Date	Applicant(s) Name	Class	Subclass	Filing Date 3 S
· (Allo	A1	5,434,775	07-18-1995	Sims et al.	364	403	11-04-1993
9	A2	5,913,034	06-15-1999	Malcolm	395	200.53	08-27-1996
	A3	6,023,699	02-08-2000	Knoblock et al.	707	10	03-25-1997
	A4	6,029,199	02-22-2000	Allen et al.	709	224	08-16-1996
	A5	6,052,722	04-18-2000	Taghadoss	709	223	03-07-1997
1	A6	6,169,987	01-02-2001	Knoblock et al.	707	10	03-25-1997
	A7 ·						
	A8					_L	
Foreign Patent Documents							
*Examiner		Document	Date	Country	Class	Subclass	Translation
Initial		Number					YES ' NO
(AD)	B1	JP8320816	12/03/1996	Japan			X
(An)	B2.	GB2346463A	05-04-2000	UK			X "' . □"
OTHER ART							
*Examiner Initial		Including Author, Title, Date, Pertinent Pages, Etc.					
AD	C1	DMTF; Network Management and Administration, Winston Bumpus, April 3, 2001					
	C2	IButton™ OVERVIEW, Table of Contents, Preface, pp. 1-151					
	C3	Utilizing the World's Last Expensive Network Topology, Mike Willey, VP Paragon Innovations, Inc.; Embedded Systems Conference West 2001, Class No. 546, pp 1-39					
	C4	Dallas Semiconductor, Application Note 27, Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor iButton™ Products , 11-08-99, pp. 1-16					
	C5	Dallas Semiconductor, Application Note 74, Reading and Writing iButtons via Serial Interfaces, 02-08-00, pp. 1-39					
	C6	C7 Dallas Semiconductor; DS2409, MicroLan Coupler, 102199, pp. 1-18 C8 Dallas Semiconductor; DS2433, 4k-Bit 1-Wire™ EEPROM, 062299, pp. 1-19					
	C7						
	C8						
1	C9	Dallas Semiconductor; DS2450, 1-Wire™ Quad A/D Converter, 012401, pp. 1-24					
Examiner Ashor			fer	hel		onsidered	3/21/05'
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.							

Sheet 2 of 2 sheet(s) Serial No. Docket No. U.S. Department of Commerce, Patent and Trademark Office UNKNOWN ROC920010293US1 (PTO Form 1449 modified) LIST OF PATENTS AND PUBLICATIONS CITED BY APPLICANT Confirmation Applicant BERGLUND ET AL. No.: **UNKNOWN** Group Filing Date (Use several sheets if necessary) **HEREWITH** UNKNOWN Examiner **UNKNOWN U.S. Patent Documents** Filing Date If Class **Subclass Document** Issue Applicant(s) \*Examiner Appropriate Number Date Name Initial **A1 A2 A3 A4 A5 A6 A7 8A Foreign Patent Documents Translation** Class Subclass Country Date \*Examiner Document Initial Number YES NO **B1 B2 B3** OTHER ART Including Author, Title, Date, Pertinent Pages, Etc. \*Examiner Initial Dallas Semiconductor; DS2480B, Serial 1-Wire™ Line Driver with Load Sensor, 101999, pp. C10 1-30 Dallas Semiconductor; DS2502, 1 kbit Add-Only Memory, 102199, pp. 1-22 C11 Dallas Semiconductor; DS2502-E64, 1EEE EUI-64 Node Address Chip, 102099, pp. 1-2 C12 Dallas Semiconductor; Dallas Semiconductor; DS2890, 1-Wire™ Digital Potentiometer, C13 061500, pp. 1-27 Dallas Semiconductor; DS9502, ESD Protection Diode, 102199, pp.1-3 C14 Dallas Semiconductor; DS9503m Protection Diode with Resistors, 102199, pp. 1-3 C15 Dallas Semiconductor; Tech Brief No. 1, 1-Wire Net Design Guide, 1/21/01, pp. 1-33 C16 105' **Date Considered** Examiner

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.